**ECE 5720 Modeling and Synthesis of Digital Systems Using Verilog**

**Worcester Polytechnic Institute**

**C-Term 2023s**

**Homework Report 3: Sequential Synthesis**

Submitted by

**\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_**

Drew Solomon

**\_\_\_\_\_\_\_\_\_\_\_\_\_\_**

Professor Navabi

# Controller States

Diagram

Description automatically generated

The controller operates on 3 states, each representing one of the major steps in the Booth algorithm. The first state is solely about loading in the operands M and Q, and resetting registers to = 0 if necessary to prepare for the next multiplication operation. Upon the next clock tick, the next state is for adding or subtracting depending on the present state of Q[0] and register Q-1. Addition flags occur when Q[0] = 1 and Q-1 = 0, and subtraction flags occur when Q[0] = 0 and Q-1 = 1. A load flag is also raised to load the output of the add/sub unit to the A register when either of these operations occur, but logic ensures the operand registers won’t be changed during this state. State 1 will always lead into state 2 on next clock tick.

State 2 is about the arithmetic shift steps of the algorithm, and has two different potential next states depending on the current state of the counter’s count. After shifting the result register right by 1 bit, upon the next clock tick the next state will be state 1 again if count > 0, or state 0 if count <= 0. If state 0 is entered, the algorithm has produced the final outcome of the multiplication and a valid flag is raised signaling the current output of the module is not an intermediate value but the final product. If state 1 is entered again, it means the algorithm is not finished yet and will loop between state 1 and 2 until the count is 0.

# Datapath and Controller

Chart

Description automatically generated

The controller and datapath share quite a few control signals to keep synchronized with each other. The controller outputs flags load (for loading registers), add (signals math unit to add operands), sub (signals math unit to subtract operands), shift (shift output registers right 1 bit) and dc (decrement the counter by 1). These flags are sent to the datapath in response to the current state it is in, which is decided partially by the signals the datapath sends to the controller. These signals include the Qzero (Q[0]) register and Qsub1 (Q-1) register, as well as the down counter’s current count. The registers are used to determine whether to send an add or sub signal to the datapath, and the count is used to determine which state to enter next while in state 2.

Valid is the flag indicating multiplication is finished and the module output is usable, and result is the module output. Notably, the positive edge is the indicator, not just the signal itself being a 1.


# Test Bench Results

Table


Description automatically generated

For the test bench, the example of -5 \* -7 from the assignment instructions was used, with an additional test of 1 \* 1 for extra confidence. To ensure that subsequent multiplication operations would work, the -5\*-7 operation occurs twice in a row, and the 1\*1 operation occurs after. Below is a table of the inputs for each trial and expected output:


|  |  |  |  |
| --- | --- | --- | --- |
| Trial | M | Q | Result |
| 1 | -5 (1011) | -7 (1001) | 35 (0010\_0011) |
| 2 | -5 (1011) | -7 (1001) | 35 (0010\_0011) |
| 3 | 1 | 1 | 1 (0000\_0001) |



The first trial of -5\*-7 produced an outcome of 35, as expected.



The second trial of -5\*-7 produced an outcome of 35, as expected.



The third trial using 1\*1 produced an outcome of 1, as expected.

# Quartus Synthesis Report

Graphical user interface, text, application

Description automatically generated